Simulating a discrete GaAs FET power amplifier

The last decade has brought great improvements in non-linear circuit simulation software and economical desktop computers to support it. It would seem that power amplifier designers have benefited less from this than the IC community: due to the lack of available models the design is forced to the prototype phase sooner than is desirable. This paper describes an experiment to avoid the empirical approach by using a new source of device models.

In an ideal world there would be no need for the use of empirical design techniques for power amplifiers: PAs are notorious for "tweaks", which can lead to both schedule uncertainty and designer stress. When the design takes place on the test bench it is impossible to predict how long it will take to change the design for a new function. The ideal would be to make PA (multiplier, mixer, oscillator) design more like LNA and filter design, where early success is not accompanied by the frustration typically seen with PAs.

First of all, we know that the modelling techniques exist and are used quite successfully. Without them there wouldn’t be as many MMIC/RFIC designs around. It really boils down to discipline, data, and tools. Sound design practices, quality data/models, and flexible tools that allow easy integration are the most important elements. In the IC design world the process is tightly controlled and a great deal of time is spent developing and verifying good device models. With the support of vendors, peers, and management, it is possible to bring board level design much closer to the precision of IC design. In medium volume production environments we stand to gain a great deal.

Device models
Searching for device models over the years and trying to pressure device vendors to provide them has yielded very little. The recently-discovered Excelics Semiconductor website[1] shows a line of low cost power GaAs FETs in plastic surface mount packages, provided with non-linear models. It was decided to carry out an evaluation experiment where the goal was to provide quality inputs and measure the results, comparing them to the model.

Inputs:
- Device: Excelics EFA240D-SOT90
- Evaluation platform: Evaluation board from the vendor
- Given component values
- Artwork pattern measured manually
- Device model(s)
- 5-parameters at the bias point of interest
- Non-linear Curtice cubic model parameters
- SOT-89 package parasitic model parameters/schematic
- S-parameters at the bias point of interest
- Given board material
- Given component values
- Artwork pattern measured manually
- Device model(s)
- 5-parameters at the bias point of interest
- Non-linear Curtice cubic model parameters
- SOT-89 package parasitic model parameters/schematic
- S-parameters at the bias point of interest
- Given board material
- Given component values
- Artwork pattern measured manually

Measurable outputs used:
- Wideband S-parameters and derived measurements
- Single tone harmonic level tests near the output P1dB
- Manual 1dB compression point measurement
- Two tone intermodulation tests
- Intermodulation distortion at constant drive & tone spacing vs. frequency
- Other simulated parameters:
  - Harmonic levels vs. drive
  - AM-PM conversion

Other simulated parameters:
- Harmonic levels vs. drive
- AM-PM conversion
- Intermodulation distortion at constant drive & tone spacing vs. frequency

Figure 1: Evaluation board superheterodyne receiver
Figure 2: Eagleware Genesys layout approximating evaluation board layout

No actual design work was carried out. Eagleware Genesys was used to analyse the circuit and to gather the data from the instruments. There was no “tweaking” done to the device or evaluation board models to enhance agreement, as this would have affected the integrity of the experiment.

EFA240D-SOT89 Model implementation
The Curtice Cubic GaAs FET model surrounded by the SOT-89 package parasitics is shown in Figure 3. All the details of this model were provided by Excelics [4]. S-parameters at the desired bias point have been provided as a second point of reference for linear circuit evaluation.

Evaluation circuit
The schematic for the evaluation board is shown in Figure 4. Advanced T-Line was used to add the majority of discontinuities quickly and accurately (parameters are automatically derived from adjacent lines). The voltage probe and ammeter were added at the drain to observe the waveforms during harmonic balance simulations using “named” variables rather than node numbers. While the application note from Ex-
celics [4] shows the basics of this circuit, more detail was required to simulate the design accurately. For this reason the evaluation board was carefully measured using a calliper and reproduced within the simulator using linear circuit models for the traces and components. The coupling capacitors were replaced with known components so that the parasitics could be modelled accurately.

The amplifier design is elegant in its simplicity, since all matching is accomplished with series and shunt transmission lines. However, the circuit is not unconditionally stable.

Simulations
Each lumped component used in this amplifier was modelled using appropriate parasitics as shown on the schematic. The simulated input-matching network differs slightly from the evaluation board, mainly due to the unique geometry used in the design. Any questions about the quality of the approximation could be verified by using a planar EM simulator such as Engineer’s EMPOWER to simulate the match, however the agreement was reasonable deeming the EM simulation unnecessary for this first pass analysis.

The small signal agreement has been found to be poor if the non-linear model is used. The likely cause is that the model was optimised for analysing efficiency and linearity. Further details on this topic can be found in literature [2]. The main cause of disagreement is a lower drain-source conductance that is observed in the measurements and S-parameter based model. Reducing the “RC” parameter in the Curtice cubic model shown in Figure 3 greatly improves the small signal agreement at the expense of the non-linear agreement. The “additional” AC drain-source conductance for the Curtice cubic model can be thought of as a series R-C circuit with the resistance parameter equal to RC and the capacitance parameter equal to CRF using the Genesys nomenclature. It should be
noted that this is one method of improving agreement, as suggested after reviewing [2].

Excellent agreement between small-signal analysis and measurement was found when using the vendor-supplied S-parameters. Similarly, the non-linear agreement was impressive when the Curtice cubic model was used. While it would be desirable to have a single model that adequately handled both domains, the effort required to change between models for different types of analysis is very low. Hopefully device vendors will continue to improve their models such that they provide better agreement across the board.

The only inconvenience this model discrepancy presented is that the output power levels need to be matched between the measurements and the simulations by adjusting input drive levels. This is typically required (at the bench or in the simulator) when making any comparison between non-linear parameters on circuits, as the non-linearities are by definition strong functions of absolute levels.

Simulation configurations

There were a number of different simulations created to analyse the typical parameters of interest – small signal gain and impedances, stability, and non-linear performance. The hierarchical capabilities of Genesys allow the user to create different configurations for testing a given circuit with virtually no effort. Unlike the lab, here the circuit can be tested in multiple configurations after a change is made – with a single click.

These capabilities were used extensively to make the analysis flexible, complete, and fast. Once set up, the two-tone and single tone power sweeps could be configured individually so that the user can avoid manually changing the drive levels to the circuit depending on the test. The method for accomplishing this is simply to "reuse schematics" within the workspace.

Each "test" configuration becomes a new circuit that can be simulated with unique inputs and outputs. The specific simulation types that require different test conditions are as follows:

- Linear simulation,
- Single tone Harmonic Balance (HAR-BEC) for examining harmonic levels (Figure 5 shows an example. An isolator is often desired for measuring power output vs power input in poorly matched systems. The isolator would obviously prevent usable small signal input impedance measurements from being made on this circuit),
- Single tone harmonic balance for performing compression measurements (power sweeps), and
- Two tone harmonic balance simulation for evaluating third order intermodulation distortion.

Since our mission was the analysis of an almost "black box" amplifier (not something that we specifically designed), we compare the various simulations with
their measured counterparts. No special "tweaking" of the models was performed to enhance agreement.

Small signal/S parameters
The measured and simulated S-parameters are shown in Figure 6. As previously stated, the S-parameter based model yields much better agreement, especially when it comes to S21.

Device S-parameters were only provided to 6 GHz, so the comparison plots were limited accordingly. The stability factor “K” is plotted in Figure 7, showing encouraging agreement between the measured, the S-parameter based model, and the non-linear model.

Linear measurements were made using TESTLINK connected to an Agilent 8720ES 20GHz network analyser with high power test capabilities and quality test cables.

Non-linear analysis and measurements
These measurements were made using TESTLINK and an Agilent 8563E spectrum analyser. To protect the spectrum analyser from any accidental application of power greater than 1W, a 10dB attenuator was placed between the amplifier and the analyser. To compensate for the attenuator and a test cable, the cascade was measured using the network analyser and TESTLINK. The results are shown in Figure 8.

The importance of having this level of detail is shown through inspection of these results. Applying a constant factor for the loss introduced by the cable and attenuator would result in a fairly high error depending on the frequency.

To correct accurately for the frequency dependent loss of the set-up, all that is required is gathering the measured data and implementing the following equation:

\[ \text{Loss} = \text{dbm}(\text{pa}) - \text{8720_cable_pad.Data.db} + \text{S21} \]

The equation simply adds the “negative loss” of the cable/pad to the measured result obtained through TESTLINK. The power of post processing to link the two data sets is an excellent application of core Genesys features, alleviating the need for any manual calculations or corrections. More powerful examples of post-processing are provided in the appendix.

Figure 9 shows the result for the fundamental and the first two harmonics. The output power level for this test is approximately the 1dB compression point. Note that the differences in frequency reported by the markers were due to the fact that the spectrum analyser sweep only allows for 601 points. The agreement is excellent for the second harmonic and the error is less than 8dB for the third harmonic. SMA connector discontinuities are possible causes for discrepancies at higher frequencies. If the exact connectors were available, they could be measured on a “standard” circuit board and “backed out” of the measurements just as the cable and attenuator were. For a more complete analysis, the connectors could be included in the circuit analysis, as the impedance interaction (non-linear effects) will have an effect on the performance beyond just mismatch and dissipative loss.

For bandwidth-efficient modulation schemes in crowded RF environments, linearity is becoming extremely important. OFDM, QAM, and to a degree CDMA (G.811), systems all require high linearity for one reason or another. Some designers may quickly place this particular performance metric above all else. The results of a two-tone test performed...
at a Peak Envelope Power (PEP) level only 3dB below the 1dB compression point is shown in Figure 10. The agreement is impressive.

Anyone struggling to optimise a power amplifier on the bench for linearity should consider investing time in initial simulations. The accuracy is clear and there are no excuses. An example of using parameter sweeps with non-linear analysis is presented in Figure 11. The two-tone test signal is swept across the band while the OIP3 and relative IM3 products are computed as post-processed variables and displayed.

Lastly, it is always a good idea to know the peak power handling capability of an amplifier. A Genesys parameter sweep coupled with the enhanced graph-marker functionality in version 8.1 is an easy way to accomplish this.

Figure 12 shows the measured compression curve for the amplifier. Note that the marker can be set up to search automatically for the nearest value of computed “compression” to a value specified, -1dB in this case. For high order modulation such as 64 QAM, AM-PM is an important metric, so the phase shift vs. power output is shown as well. Figure 13 shows the GaAs FET drain voltage and current waveforms during the power sweep. The various shades are for each measurement representing the discrete power levels of the sweep.

The power level of the first few harmonics during this power sweep is shown in Figure 14.

Conclusion
While this evaluation board is not a complete production-ready design, it has been shown that modelling power amplifiers with software familiar to most designers is a less daunting task than it used to be. Discrepancies observed between modelled and measured data are small, many of which could possibly be explained by details not yet examined (i.e. connector discontinuities, test equipment accuracy/repeatability and device-to-device variations). We think this result is quite usable, and at the very least can help the designer shave significant time off of the design cycle.

Taking the evaluation circuit design to the next level would involve refining the impedance matching and carefully addressing potential instabilities.

Acknowledgements
Special thanks go to Eagleware for sponsoring this work, Microwave Data Sys-
tems for allowing the test equipment to be used in the preparation of the article, and Excelics for the evaluation board and device models.

References
[1] www.excelics.com

Example of post processing equations for compression, AM-PM conversion, and IP3 measurements

\[ \text{POST PROCESSING} \]
\[ \text{for compression measurements} \]
\[ \text{USING onetone_powersweep.onetonesetup} ' \] specifies the simulation (onetone_powersweep) and the design (onetonesetup)
\[ \text{Gain}=.\text{DBM}[\text{P2@#1}]-.\text{DBM}[\text{P1@#1}] ' \text{gain at each point in the power sweep} \]
\[ \text{GainSS}=\text{getvalue}(\text{Gain},1;1) ' \text{small signal gain} \]
\[ \text{Compression}=\text{Gain} - \text{GainSS} ' \text{normalized compression} \]
\[ \text{Pout_{ideal}}=.\text{DBM}[\text{P1@#1}]+\text{GainSS} ' \text{"ideal" i.e. not compressed ideal output power that can be plotted next to actual} \]
\[ \text{Phase_swp}=.\text{ANG360}(\text{P2@#1}) ' \text{phase measurement at each point in the sweep} \]
\[ \text{PhaseSS}=\text{getvalue}(\text{Phase_swp},1;1) ' \text{small signal phase} \]
\[ \text{Phase_rel}=\text{Phase_swp}-\text{PhaseSS} ' \text{relative phase (similar to the normalized compression above)} \]
\[ \text{IP3 calcs for various sweeps} \]
\[ \text{Note that the equations are broken up for readability} \]
\[ \text{also note that the frequency references (p2@#n) are setup for a maximum mixing order of 10.} \]
\[ \text{frequency sweep} \]
\[ \text{USING hb2_freq_sweep.twotonesetup} \]
\[ \text{fsweep_pplprod}=.\text{DBM}(p2@#9) \]
\[ \text{fsweep_ppltone}=.\text{DBM}(p2@#10) \]
\[ \text{fsweep_pputone}=.\text{DBM}(p2@#11) \]
\[ \text{fsweep_ppuprod}=.\text{DBM}(p2@#12) \]
\[ \text{fsweep_oim3low}=-(1*(\text{fsweep_ppltone}-\text{fsweep_pplprod}) ' \text{IM3 in dBc from SCL} \]
\[ \text{fsweep_oip3low}=1*(\text{fsweep_ppltone+fsweep_ppputone}) ' \text{IM3 in dBc from SCL} \]
\[ \text{fsweep_oip3high}=1*(\text{fsweep_pputone+fsweep_ppprod}) ' \text{IM3 in dBc from SCL} \]
\[ \text{fsweep_oip3low}=1*(\text{fsweep_ppltone+fsweep_ppputone}) ' \text{IM3 in dBc from SCL} \]
\[ \text{fsweep_oip3high}=1*(\text{fsweep_pputone+fsweep_ppprod}) ' \text{IM3 in dBc from SCL} \]

Lance Lascari
Microwave Data Systems
Rochester NY
USA
E-mail: lance@rfdude.com
www.microwavedata.com

Figure 13: Drain voltage and current through the power level sweep

Figure 14: Harmonic levels vs. drive at one frequency

36 POWER AMPLIFIER DESIGN

Microwave Engineering ● January/February 2003 ● www.mwee.com